Static power modeling of 32-bit microprocessors
نویسندگان
چکیده
The paper presents a novel strategy aimed at modelling instruction energy consumption of 32-bits microprocessors. Differently from former approaches, the proposed instruction-level power model is founded on a functional decomposition of the activities accomplished by a generic microprocessor. The proposed model has significant generalization capabilities. It allows estimation of the power figures of the entire instruction-set starting from the analysis of a subset, as well as to power characterize new processors by using the model obtained by considering other microprocessors. The model is formally presented and justified and its actual application over five commercial microprocessors is included.This static characterization is the basic information for system-level power modelling of hardware/software architectures. Keywords— Power Modelling and Estimation, Low-power design, Embedded systems, Modelling, Estimation
منابع مشابه
Energy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach
This paper introduces a peculiar approach of designing Static Random Access Memory (SRAM) memory cell in Quantum-dot Cellular Automata (QCA) technique. The proposed design consists of one 3-input MG, one 5-input MG in addition to a (2×1) Multiplexer block utilizing the loop-based approach. The simulation results reveals the excellence of the proposed design. The proposed SRAM cell achieves 16% ...
متن کاملMulti-Microprocessor Systems
This paper briefs on evolution of multimicroprocessor followed by introducing the technology and its blessings in today worlds .The paper concludes by particularization on the challenges presently sweet faced by multi-microprocessors and the way the business is making an attempt to deal with these problems Rapid and continuing advances in large-scale integrated (LSI) semiconductor technology ha...
متن کاملModeling SRAM Failure Rates to Enable Fast, Dense, Low-Power Caches
The embedded memory hierarchy of microprocessors and systems-on-a-chip plays a critical role in the overall system performance, area, power, resilience, and yield. However, as process technologies scale down, the design of the embedded memory system is becoming increasingly difficult due to a number of exacerbating factors. Consequently, it is critical to provide accurate modeling tools for est...
متن کاملA Low-Power Cache Design for CalmRISCTM-Based Systems
Lowering power consumption in microprocessors, whether used in portables or not, has now become one of the most critical design concerns. On-chip cache memories tend to occupy dominant chip area in microprocessors, and it becomes increasingly important to design power-efficient cache memories. This paper describes an experimental low-power on-chip cache system designed for a 32-bit processor co...
متن کاملRefining Instruction Set Architecture for High-Performance Multimedia Processing in Constrained Environments
Multimedia processing in software has been significantly accelerated by the addition of subword-parallel instructions to the instruction set architectures (ISAs) of modern microprocessors. While some of these multimedia instructions are simple and effective, others are very complex, requiring large, special-purpose functional units that are not practical for constrained environments such as han...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 21 شماره
صفحات -
تاریخ انتشار 2002